

### HE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of: **HENDERSON ET AL**.

Serial No. 09/932,822

Confirmation No. 4519

Filing Date: August 17, 2001

For: MODIFICATION OF COLUMN FIXED

PATTERN NOISE IN SOLID STATE

IMAGE SENSORS

### TRANSMITTAL OF CERTIFIED PRIORITY DOCUMENT

Director, U.S. Patent and Trademark Office Washington, D.C. 20231

Sir:

Transmitted herewith is a certified copy of the priority United Kingdom Application No. 0020280.4.

Respectfully submitted,

Mechael W. TAYLOR

Reg. No. 43,182

Allen, Dyer, Doppelt, Milbrath & Gilchrist, P.A.

255 S. Orange Avenue, Suite 1401

Post Office Box 3791 Orlando, Florida 32802

Telephone: 407/841-2330

Fax: 407/841-2343

Attorney for Applicants

### CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: DIRECTOR, U.S. PATENT AND TRADEMARK OFFICE, WASHINGTON, D.C. 20231, on this 13th day of November, 2001.

. .











I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

I also certify that by virtue of an assignment registered under the Patents Act 1977, the application is now proceeding in the name as substituted.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.

Signed

Dated

16 August 2001







### GB0020280.4

By virtue of a direction given under Section 30 of the Patents Act 1977, the application is proceeding in the name of

STMICROELECTRONICS LIMITED
Incorporated in the United Kingdom
Plannar House
Parkway
Globe Park
MARLOW
Bucks
SL7 1YL
United Kingdom

[ADP No. 07460272002]

# Patents Form 1/77 Hents Act 1977 (Rule 16)

Patent Office

18AUG00 E5<del>61 85</del>9-20028844 -<del>P01/27</del>00 0.00-0020280.4

THE PATENT OFFICE

18 AUG 2600 NEWPORT The Patent Office

Cardiff Road Newport South Wales NP9 1RH

Request for gramt of a patemt (See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)

1. Your reference

P25275/TCO/JCO

2. Patent application number (The Patent Office will fill in this part)

0020280.4

18 AUG 2000

 Full name, address and postcode of the or of each applicant (underline all surnames)

Patents ADP number (if you know it)

If the applicant is a corporate body, give the country/state of its incorporation

SEVISI Vision Limited AVIONICO House 31 Pinkhilli977

EDINBURGH EH12 7BF T) APPLICATION FILED

United Kingdom

4. Title of the invention

"Modification of Column Fixed Pattern Column Noise in Solid State Image Sensors"

5. Name of your agent (if you have one)

"Address for service" in the United Kingdom to which all correspondence should be sent (including the postcode)

Murgitroyd & Company

373 Scotland Street GLASGOW G5 8QA

1198013

Patents ADP number (if you know it)

 If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (If you know It) the or each application number

Country

Priority application number (if you know it)

Date of filing (day / month / year)

 If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application

Number of earlier application

Date of filing (day / month / year)

8. Is a statement of inventorship and of right to grant of a patent required in support of this request? (Answer 'Yes' if:

- a) any applicant named in part 3 is not an inventor, or
- b) there is an inventor who is not named as an applicant, or
- c) any named applicant is a corporate body. See note (d))

Yes

### Patents Form 1/77

 Enter the number of sheets for any of the following items you are filing with this form.
 Do not count copies of the same document



Continuation sheets of this form -

Description 19

Claim (s) 4/3

Abstract -

Drawing(s) 6 K

10. If you are also filing any of the following, state how many against each item.

Priority documents -

Translations of priority documents

Statement of inventorship and right to grant of a patent (Patents Form 7/77)

Request for preliminary examination and search (Patents Form 9/77)

Request for substantive examination (Patents Form 10/77)

Any other documents (please specify)

11.

I/We request the grant of a patent on the basis of this application.

Signature

Murgitroyd & Company

17 August 2000

Date

Name and daytime telephone number of person to contact in the United Kingdom

JOHN COOPER

0141 307 8400

### Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

#### **Notes**

- a) If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- b) Write your answers in capital letters using black ink or you may type them.
- c) If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- d) If you have answered 'Yes' Patents Form 7/77 will need to be filed.
- e) Once you have filled in the form you must remember to sign and date it.
- f) For details of the fee and ways to pay please contact the Patent Office.

### "Modification of Column Fixed Pattern Column Noise in

### 2 Solid State Image Sensors"

12 · . 

The present invention relates to techniques for ameliorating the effects of column fixed pattern noise in solid state image sensors of the type comprising a matrix of photoelectric conversion elements ("pixels", typically comprising photodiodes, for example, in an image sensor implemented using CMOS technology). The techniques of the invention result in column fixed pattern noise being modulated (or dithered) in a manner which makes the noise less apparent to the eye and which facilitates subsequent cancellation of the noise.

21 -

In an image sensor of this general type, the pixels are arranged in rows and columns and each pixel has a read switch which connects the pixel to a vertical line. Horizontal control lines activate the read switches of a row of pixels. These lines are pulsed in sequence in order to read the light dependent pixel voltages onto the vertical lines. A vertical shift register or decoder is commonly used to generate the read pulse

1 sequence. The voltages on the vertical column lines then pass through a set of elements, one per column, 2 which process the pixel output signals. 3 operations performed by the column elements include 4 5 storage, amplification, buffering and analog-digital 6 (AD) conversion. 7 8 The column elements add noise in the form of offset 9 voltages to the pixel voltages. The offsets added by 10 each column element vary randomly from column element to column element, substantially the same offset being 11 12 applied to each pixel in a given column. This results 13 in vertical shading of the output image, known as 14 "column fixed pattern noise" ("column FPN"). sources of the offsets are mismatches in the charge 15 16 injection of the sampling switches and amplifier offsets. 17 18 It is known to remove column FPN by calibrating the 19 20 image sensor to compensate for the offsets which give rise to column FPN. The sensor is calibrated by 21 22 applying a known voltage to the inputs of each column 23 The resulting column outputs allow the offset 24 for each column to be measured and stored. 25 measured offsets can subsequently be subtracted from 26 the pixel outputs by analog or digital means. 27 calibration operation can be performed once per line or once per field. If it is performed once per line, it 28 reduces the time available for pixel conversion. If it 29

is performed once per field, then care must be taken

that random thermal noise does not affect the results

and that calibration is not influenced by effects not

30

31

present during normal pixel readout. Such techniques 1 2 necessarily increase the cost of the sensors. 3

Solid state image sensors are commonly combined with an analog-digital-conversion ("ADC") function. Two ADC architectures are in common use: per-chip ADC and percolumn ADC. In the former, a single high-speed ADC is used to convert all column pixel outputs downstream of the column elements. In the latter, a low speed ADC is incorporated into each column, suitably as part of the column element, so that the analog values of each pixel output voltage of each row are converted in parallel.

12 13

15

16

17

18 19

20

21

22

23

24 25

26 27

28

29

30 31

32

4

5

6

7

8 9

10

11

14 Fig. 1 illustrates a conventional per-chip ADC solid state image sensor architecture, comprising a matrix of pixels 10 (a 3x3 matrix is shown for the purposes of illustration, the actual matrix would normally be much larger), associated read switches 12, vertical shift register (decoder) 14, column element circuits 16 and horizontal shift register (decoder) 18. An analog readout bus 20 is connected to the single ADC 22. ADC may be external ("off-chip"), in which case the analog pixel signals must be driven off-chip, which often requires extra buffering. Alternatively, the ADC may be integrated on-chip with the rest of the sensor, improving speed and power consumption and reducing overall cost. The column elements 16 typically comprise storage capacitors, buffer amplifiers and access switches driven by the horizontal decoder 18. The storage elements hold the pixel voltages ready for conversion by the ADC 22. Buffer amplifiers are required to drive the readout bus 20 and ADC input

Charge injection of the sampling switches 1 capacitance. 2 and amplifier offset both contribute to column FPN. 3 4 Fig. 2 illustrates a conventional per-column ADC solid 5 state image sensor architecture, again comprising a 6 7 matrix of pixels 10, read switches 12, vertical decoder 8 14, column element circuits 24, incorporating per-9 column ADC, and horizontal decoder 18. A digital 10 readout bus 26 provides the sensor output. elements 24 include ADC elements, typically comprising 11 sampling capacitors, reference voltage input (REF), 12 13 comparator and digital storage elements. The storage elements hold the pixel voltages for comparison with 14 15 the reference by the comparator. Charge injection of 16 the sampling switches and amplifier offset again 17 contribute to column FPN. 18 It is an object of the present invention to provide 19 20 improved techniques for cancelling column FPN in solid 21 state image sensors which do not add significantly to 22 the cost of the sensor and which are suitable for 23 implementation in CMOS-type image sensors. 24 25 In accordance with a first aspect of the invention, 26 there is provided a method of operating a solid state 27 image sensor of the type comprising an array of photosensitive pixels arranged in rows and columns and

photosensitive pixels arranged in rows and columns and in which pixel data signals are read out from said pixels via column circuits which introduce column fixed pattern noise to said signals, comprising the steps of selectively inverting said signals input to said column

circuits and reversing said inversion following output from said column circuits.

In certain embodiments, said selective inversion is applied to alternate rows of said pixel data. In other embodiments, said selective inversion is applied to alternate groups of rows of said pixel data, particularly alternate pairs of rows of said pixel data.

In certain embodiments, said selective inversion is applied differently to different frames of said pixel data. For example, a first selective inversion scheme is applied to alternate frames and a second selective inversion scheme opposite to said first selective inversion scheme is applied to intervening frames.

 In certain embodiments, the method preferably further includes the step of selectively switching outputs from adjacent columns between adjacent column output channels prior to said selective inversion of said signals input to said column circuits.

In accordance with a second aspect of the invention, there is provided a solid state image sensor of the type comprising an array of photosensitive pixels arranged in rows and columns and in which pixel data signals are read out from said pixels via column circuits which introduce column fixed pattern noise to said signals, further including means for selectively inverting said signals input to said column circuits

and means for reversing said inversion following output 1 from said column circuits. 2 3 In certain embodiments, said means for selectively 4 inverting said signals includes a first chopping 5 circuit included in each column at the input to each 6 column circuit. 7 8 Where the sensor is of the active pixel type in which 9 pixel signal voltages and reset voltages are input to 10 said column circuits, said means for selectively 11 inverting said signals input to said column circuits 12 may comprise switch means and control means associated 13 therewith for sampling said pixel signal voltages and 14 reset voltages. 15 16 Preferably, said means for reversing said inversion 17 comprises at least one output chopper circuit. 18 certain embodiments, each column of said array includes 19 an output chopper circuit. 20 21 In certain embodiments, each column circuit includes 22 analog-to-digital conversion means and said output 23 chopper circuit comprises digital inversion means. 24 25 Preferably, said selective inversion and re-inversion 26 is controlled by a common chopping signal. 27 28 In certain embodiments, the sensor further includes 29 means for selectively switching outputs from adjacent 30 columns between adjacent column output channels prior 31

to said means for selectively inverting said signals 1 2 input to said column circuits. 3 4 In accordance with a third aspect of the invention, 5 there is provided an imaging system incorporating a solid state image sensor in accordance with the second 6 7 aspect of the invention. 8 9 In accordance with a fourth aspect of the invention, 10 there is provided a camera incorporating a solid state 11 image sensor in accordance with the second aspect of 12 the invention. 13 14 Embodiments of the invention will now be described, by 15 way of example only, with reference to the accompanying 16 drawings in which: 17 18 Fig. 1 illustrates a conventional solid state image 19 sensor having a per-chip ADC architecture; 20 21 Fig. 2 illustrates a conventional solid state image 22 sensor having a per-column ADC architecture; 23 24 Fig. 3 illustrates an embodiment of a solid state image 25 sensor having a per-chip ADC architecture in accordance 26 with the present invention;

27

Fig. 4 illustrates an embodiment of a solid state image 28 29 sensor having a per-column ADC architecture in 30 accordance with the present invention;

Fig. 5 illustrates a chopper circuit for use in 1 accordance with the present invention; 2 3 Fig. 6 illustrates an embodiment of a circuit for 4 implementing column FPN reduction in accordance with 5 the present invention; 7 Fig. 7 illustrates a further embodiment of a circuit 8 for implementing column FPN reduction in accordance 9 10 with the present invention; and 11 Fig. 8 illustrates an embodiment of a combined column 12 circuit and multiplexer for implementing column FPN 13 reduction in accordance with the present invention. 14 15 Referring now to the drawings, Fig. 3 shows an 16 embodiment of a solid state image sensor with a per-17 chip ADC architecture, similar to that of Fig. 1, but 18 modified to implement a column FPN reduction technique 19 in accordance with the present invention. As in Fig. 1, 20 the sensor comprises a matrix of pixels 100, associated 21 read switches 102, vertical shift register (decoder) 22 104, column element circuits 106, horizontal shift 23 register (decoder) 108, analog readout bus 110 and ADC 24 In addition, each column includes a first chopper 25 circuit 114 upstream of the respective column element 26 106, and the readout bus 110 includes a second chopper 27 circuit 116 downstream of the column elements 106 and 28 prior to the ADC 112. The operation of the chopper 29

circuits 114 and 116 is controlled by a common CHOP

3132

signal circuit 118.

30



1 Fig. 4 shows an embodiment of a solid state image 2 sensor with a per-column ADC architecture, similar to 3 that of Fig. 2, but again modified to implement a 4 column FPN reduction technique in accordance with the 5 present invention. As in Fig. 3, the sensor comprises a 6 matrix of pixels 200, associated read switches 202, 7 vertical shift register (decoder) 204, column element 8 circuits 206 incorporating ADC means, horizontal shift 9 register (decoder) 208 and digital readout bus 210. 10 addition, each column includes a first chopper circuit 11 214 upstream of the respective column element 206, and 12 a second chopper element 216 downstream of the respective column element 206. The operation of the 13 14 chopper circuits 114 and 116 is controlled by a common 15 CHOP signal circuit 218. 16 17 The function and operation of the chopper circuits/elements 114, 116, 214, 216 etc. of the 18 19 present invention will now be described in more detail. 20 21 Referring firstly to Fig. 7, there is shown an implementation of the present invention as applied to 22 each column of a prior art sensor such as that of Fig. 23 24 2, (i.e. having a per-column ADC architecture). Fig. 7 25 shows one pixel 300 of a plurality pixels which together make up one column of a sensor array, and a 26 27 column circuit 302. The pixel 300 in this case is an 28 active three-transistor type, comprising a photodiode 29 304, a reset switch transistor 308, a read switch 30 transistor 310 and an amplifying transistor 312, as is 31 well know in the art. As previously noted, the decoder 32 (vertical and horizontal shift registers 14,16 of Fig.

2) allows selective reset of a row of pixels from a 1 reference voltage (VRT) and subsequent read of the 2 light-dependent pixel output voltages. 3 In the horizontal direction each of the column circuits 5 includes an ADC element 306 which together convert a 6 row of pixel output voltages to digital form. 7 individual column circuit 302 includes a pair of 8 switches 314, 316 to control sampling of the pixel 9 signal voltage (Vsig) and the reset voltage (Vbck) 10 respectively onto a pair of storage capacitors 318 11 12 (Csiq) and 320 (Cbck). The switches 314, 316 are controlled by control signals (CDSSIG and CDSBCK) which 13 are activated once per row to store the output voltages 14 of the row of pixels currently being read. 15 sampling capacitors 318, 320 present their stored 16 voltages to the ADC element 306 whose output controls 17 the access switches of a register of memory elements 18 An addressable decoder allows selective read of 19 the memory elements 322. 20 21 Analog to digital conversion is achieved by comparison 22 of the differential input voltage to the ADC 306 23 (Vsig - Vbck) of each column against a global ramp: 24 voltage (Vrmp) generated by a ramp generator 324, which 25 is swept over a suitable range. When an individual ADC 26 element 306 detects that the ramp voltage is greater 27 than the differential input voltage (Vsig - Vbck) the 28

is incremented by counter 325 and made accessible to the memory element 322 in each column. On a low to

29 30 ADC output changes from a logic low state to logic.

During the ramp voltage sweep a digital word GCC



high transition of a column ADC element 306, the 1 2 current value of this count is stored by the column 3 memory element 322. The stored count value is then a 4 digital representation of the magnitude of the 5 differential input voltage (Vsiq - Vbck). Once the 6 Vrmp and GCC sweep is completed, the row of digital 7 codes in the memory elements 322 is read out by addressing the horizontal decoder (18 in Fig. 2). 8 9 10 The column circuitry and functionality as described 11 thus far in relation to Fig. 7 is conventional, as 12 would be employed in a sensor of the type shown in Fig. 13. Column FPN is introduced by mismatches in the 14 column ADC and sampling elements. It has the effect of 15 adding an offset voltage Vfpn to each column 16 differential voltage (Vsig - Vbck + Vfpn). 17 voltages Vfpn are randomly distributed across the array and their contributions appear as shaded vertical lines 18 19 in the output image. The main sources of offset are mismatches in the charge injection of the sampling 20 switches and amplifier offsets. 21 22 23 In the embodiment of Fig. 7, modulation of column FPN 24 is accomplished as follows. The phases of the control are interchanged after every pair of lines. On odd voltage Vsig is stored on the first storage capacitor

25 signals CDSSIG and CDSBCK for the switches 314 and 316 26 27 pair rows operation is as normal; i.e. the pixel signal 28 29 318 and the reset voltage Vbck is stored on the second 30 storage capacitor 320. On even pair rows this phase 31 interchange has the effect of storing the pixel reset 32 voltage Vbck on the first storage capacitor 318 and the

pixel signal voltage Vsig on the second storage 1 2 capacitor 320. That is, the differential voltage presented to the ADC element 306 is inverted whilst the 3 offsets remain in the same sense: (Vbck - Vsig +Vfpn). 4 5 In addition, a first chopper circuit or multiplexer 326 6 at the output of the ramp generator 324 inverts the 7 sense of reference ramp voltage Vrmp on even pair rows. 8 9 Since both the signal and reference are inverted at the ADC element input, the ADC output is also inverted and 10 now produces a one-to-zero transition when the ramp 11 12 voltage Vrmp exceeds the pixel differential voltage. 13 The ADC output is inverted by a second chopper circuit 14 328 after every even row pair to maintain consistent operation of the memory element 322 and GCC. 15 16 conversion thus provides a digital representation of 17 the value (Vsig - Vbck + Vfpn) on odd pair rows and 18 (Vbck - Vsig + Vfpn) on even pair rows. This has the 19 effect of modulating the column FPN to a high frequency 20 which can be corrected during subsequent colour reconstruction of the image sensor output signal. 21 22 inverting or "chopping" action is performed on a row 23 pair basis in order to avoid corrupting colour 24 information from the Bayer pattern colour filter array 25 of the sensor. 26 The various inversion operations are controlled by a 27 CHOP signal. Fig. 7 shows a timing diagram 330 28

illustrating the CHOP signal and the corresponding 29 30 phase inversion of the control signals CDSSIG and 31 The same CHOP signal also controls the

operation of the first and second chopper signals as described above.

3

4 The embodiment of Fig. 7 also makes it possible to vary 5 the chopping action on a frame-by-frame basis; e.g. to 6 chop on even row pairs on even frames and on odd row pairs on odd frames. In this manner, the fixed pattern 7 noise offset on any given pixel changes sign from frame 8 9 to frame. In a 30 frame-per-second (fps) sensor, all pixels would thus exhibit a 15fps cyclic FPN inversion. 10 11 Averaging in the retina of the viewer's eye will then 12 help to attenuate the apparent FPN.

13

In a monochrome camera, it is possible to chop on a row-by-row basis so as to obtain a high frequency noise pattern which is less noticeable to the eye. A noise pattern of this type may be acceptable in highresolution monochrome images without the need for additional correction, representing a saving in hardware for single-chip video cameras.

21

The present invention is applicable to all solid-state image sensors having a matrix of photosensitive elements (pixels), typically photodiodes, and is particularly applicable to such sensors implemented using CMOS technology.

27

The invention may be implemented in other ways, besides that described above with reference to Fig. 7. In general terms, the invention requires a chopping action to be applied to the inputs and outputs of the column circuits of conventional image sensors such as those of

Figs. 1 and 2, as illustrated in Figs. 3 and 4. 1 "input" choppers (114 and 214 in Figs. 3 and 4) have 2 the function of inverting the polarity (or logic state) 3 of the input signal whilst the "output" choppers (116, 4 216 in Figs. 3 and 4) invert the polarity (or logic 5 state) of the output signal, both under the control of 6 the CHOP timing signal. In these examples, when CHOP 7 8 is high no inversion is performed and when CHOP is low the signal polarity is inverted. If the function of 9 the column circuits (106 and 206 in Figs. 2 and 3) is 10 considered to be linear (gain and/or delay) with 11 12 additive offset noise, then the periodic inversion only affects the offset. 13 That is, the inversion of the input signal by the input choppers is reversed by the 14 output choppers, whilst the offset noise, which arises 15 16 within the column circuits, is inverted once by the 17 output choppers. 18 The function of the conventional column circuits can be 19 20 represented generically as: 21  $V_o(t) = V_i(t)gz^{-1} + V_{off}$ 22 23 where  $V_{o}(t)$  is the column output signal,  $V_{i}(t)$  is the 24 25 column input signal (equivalent to Vsig-Vbck above), g is a gain,  $z^{-1}$  is a delay and  $V_{\text{off}}$  is an offset 26 27 (equivalent to Vfpn above). If the input and output are multiplied by the function s(t) = 1 when CHOP = 1 28 29 and s(t) = 0 when CHOP = 0, then:

30

31  $V_o(t) = V_i(t)gz^{-1}s(t)s(t) + V_{off}s(t)$ 

which is equivalent to:

2

1

 $V_o(t) = V_i(t)gz^{-1} + V_{off}s(t)$ 

4

since s(t)\*s(t) = 1. This demonstrates that the effect of chopping is to invert only the offset term whilst the signal and the transfer function of the column circuit remain unchanged.

9

10 As discussed above, for Bayer pattern colour sensors 11 the CHOP signal should remain high on even pair lines 12 and should remain low on odd pair lines. This is to preserve offsets on Bayer colour cells which occur on a 13 two-pixel repetition pattern in the horizontal and 14 15 vertical directions. The chopped image can pass through colour processing without the noise information 16 affecting colour reconstruction. The chopped offset 17 18 noise component can be removed at a later stage by 19 techniques such as spatial low-pass filtering etc.

20

As noted above, further improvements can be gained by 21 22 varying the chopping action on a frame-by-frame basis. 23 For example, by setting CHOP high on even row pairs and low on odd row pairs for even frames, and low for even 24 25 row pairs/high for odd row pairs on odd frames, the 26 offset noise component for any given pixel changes 27 polarity from frame to frame. In a high frame-rate application, an averaging between successive frames 28 29 will take place in the retina of the viewer's eye which 30 will attenuate the apparent FPN noise amplitude which, 31 in certain cases, may obviate the need for further FPN 32 cancellation steps.

1

32

2 As also noted above, for monochrome image sensors, the CHOP signal should be set high on even lines and low on 3 odd lines. The resulting noise pattern can be corrected in a similar way as for Bayer type colour However, the noise pattern has a higher 7 spatial frequency since it is based on a single row 8 cycle rather than a two-row cycle. The noise pattern is thus less noticeable to the eye and further FPN 9 10 correction may not be necessary. 11 12 An advantage of the invention is that the offset noise information is modulated to a high spatial frequency 13 where it is no longer correlated with the image. 14 15 offset information is therefore present in the image 16 data in a form in which it can be selectively removed without degrading image quality. Prior art techniques 17 18 of column FPN noise cancellation require special 19 calibration cycles to be performed which slow down 20 sensor operation. A further disadvantage of prior art 21 techniques is that other noise sources may be present 22 during calibration, which are not present during image 23 read-out. These can cause new noise artefacts to be 24 introduced by the compensation procedure. 25 26 The present invention requires a small amount of 27 additional hardware per column in the form of the 28 chopper circuits 114, 116 etc. at the inputs and outputs of the conventional column circuits 106 etc. 29 However, the chopper circuits may be very simple. 30 example for differential signals (Vp - Vn) is 31

illustrated in Fig. 5, comprising a set of four

switches controlled by the CHOP signal as shown to

2 provide chopped output signals Vop and Von. differential output is (Vp - Vn) when CHOP is high and 3 (Vn - Vp) when CHOP is low. 4 5 6 For active pixel sensors, Vp and Vn represent the pixel 7 signal voltage Vsig and reset voltage Vbck as described 8 These signals are stored on two sampling 9 capacitors at two different sampling instants to allow resetting of the pixel. They are later subtracted to 10 remove low frequency pixel noise using a technique 11 called correlated double sampling (CDS). 12 In this case, 13 as described in relation to Fig. 7, no additional 14 chopping switches are needed at the input to the 15 conventional column circuit, since the necessary signal 16 inversion may be achieved by reversing the phasing of 17 the control signals CDSSIG and CDSBCK which control the sampling switches 314 and 316. By removing the need 18 for additional switches, a possible source of charge 19 20 injection mismatch is avoided. Fig. 6 shows a 21 generalised embodiment of the implementation 22 illustrated in Fig. 7, where like components are 23 designated by like reference numerals. In this case, 24 the specific column/ADC/chopper architecture of Fig. 7 is replaced by a generic conventional column circuit 25 332 and an output chopper circuit 334 such as that of 26 27 In the case where per-chip ADC is used, the 28 column output chopper circuits may be removed and 29 replaced by a single output chopper circuit (116 in

Fig. 3) at the input to the ADC (112 in Fig. 3).

30 31

- 1 For sensors having a digital column output, such as in
- the example of Fig. 4, where the column circuit 206
- 3 performs the ADC function, chopping of the outputs from
- 4 the column circuits 206 must operate on logic states.
- 5 In this case, the output chopper means 216 may be
- 6 realised by a two-input exclusive-OR function, with one
- 7 of the inputs connected to the logic output and the
- 8 other connected to CHOP.

9

- 10 Fig. 8 shows a further embodiment of the invention
- 11 applied to a Bayer type sensor. As is well known in
- 12 the art, a Bayer pattern colour sensor array comprises
- a repeating pattern consisting two pixels 402, 404 of a
- 14 first colour (normally green) one pixel 406 of a second
- 15 colour (normally blue) and one pixel 408 of a third
- 16 colour (normally red) across two rows and two columns.
- 17 Each column includes a conventional column circuit 410
- and signals are read out from the sensor by an address
- 19 decoder 412. In this embodiment, each column includes
- 20 a first chopper circuit 414 at the input to the column
- 21 circuit 410 and a second chopper circuit 416 at the
- 22 output from the column circuit, as before. In this
- case, a further multiplexer/chopper 418 is included for
- 24 each pair of adjacent columns of the Bayer pattern,
- 25 between the pixel array column outputs and the first
- 26 choppers 414, and inter-connecting the adjacent
- columns, so as to switch the adjacent column outputs in
- accordance with the value of the CHOP signal.

- 30 In this way, successive green channel pixel values from
- 31 the adjacent columns pass through the same column
- 32 readout circuit 410 and have exactly opposite polarity

19 1 offset components. Shuffled colour readout techniques 2 can be applied as well as aiding computation during 3 colour reconstruction. This embodiment is implemented by adding the further chopper 418, crossing the 5 adjacent columns, to the previously described chopped column circuits. Shuffled readout can then be applied 6 to read out all odd then all even columns by addressing 7 8 the column decoder 412 appropriately. This ensures 9 that all green pixel data from each pair of columns passes through the same column circuitry and is grouped 10 in time. 11 13 It will be understood that the present invention modifies column FPN noise components in output image

12

14 15 data in such a manner that, in certain applications, 16 the column FPN noise is "disquised" to such an extent 17 that further FPN cancellation is unnecessary, and also 18 simplifies the subsequent cancellation of column FPN 19 where this is required.

20

21 Image sensors embodying the present invention may be 22 incorporated in a variety of types of imaging systems 23 and cameras.

24

25 Improvements and modifications may be incorporated 26 without departing from the scope of the invention.

**(**)

### Claims

1 2

- 3 1. A method of operating a solid state image sensor
- 4 of the type comprising an array of photosensitive
- 5 pixels arranged in rows and columns and in which pixel
- 6 data signals are read out from said pixels via column
- 7 circuits which introduce column fixed pattern noise to
- 8 said signals, comprising the steps of selectively
- 9 inverting said signals input to said column circuits
- 10 and reversing said inversion following output from said
- 11 column circuits.

12

- 13 2. A method as claimed in Claim 1, wherein said
- 14 selective inversion is applied to alternate rows of
- 15 said pixel data.

16

- 17 3. A method as claimed in Claim 1, wherein said
- 18 selective inversion is applied to alternate groups of
- 19 rows of said pixel data.

20

- 21 4. A method as claimed in Claim 3, wherein said
- 22 selective inversion is applied to alternate pairs of
- 23 rows of said pixel data.

24

- 25 5. A method as claimed in any preceding Claim,
- 26 wherein said selective inversion is applied differently
- 27 to different frames of said pixel data.

- 29 6. A method as claimed in Claim 5, wherein a first
- 30 selective inversion scheme is applied to alternate
- 31 frames and a second selective inversion scheme opposite



to said first selective inversion scheme is applied to 1 2 intervening frames.

3 4

5 6

A method as claimed in any preceding Claim, 7. further including the step of selectively switching outputs from adjacent columns between adjacent column output channels prior to said selective inversion of 7 said signals input to said column circuits.

9

8

A solid state image sensor of the type comprising 10 an array of photosensitive pixels arranged in rows and 11 columns and in which pixel data signals are read out 12 from said pixels via column circuits which introduce 13 column fixed pattern noise to said signals, further 14 15 including means for selectively inverting said signals 16 input to said column circuits and means for reversing said inversion following output from said column 17 circuits. 18

19

20 A solid state image sensor as claimed in Claim 8, wherein said means for selectively inverting said 21 22 signals includes a first chopping circuit included in 23 each column at the input to each column circuit.

24

32

A solid state image sensor as claimed in Claim 8, 25 26 wherein said sensor is of the active pixel type in which pixel signal voltages and reset voltages are 27 input to said column circuits and wherein said means 28 29 for selectively inverting said signals input to said 30 column circuits comprise switch means and control means 31 associated therewith for sampling said pixel signal voltages and reset voltages.

1

2 11. A solid state image sensor as claimed in any one

- of Claims 8 to 10, wherein said means for reversing
- 4 said inversion comprises at least one output chopper
- 5 circuit.

6

- 7 12. A solid state image sensor as claimed in Claim 11,
- 8 wherein each column of said array includes an output
- 9 chopper circuit.

10

- 11 13. A solid state image sensor as claimed in Claim 12,
- wherein each column circuit includes analog-to-digital
- 13 conversion means and wherein said output chopper
- 14 circuit comprises digital inversion means.

15

- 16 14. A solid state image sensor as claimed in any one
- of Claims 8 to 13, wherein said selective inversion and
- 18 re-inversion is controlled by a common chopping signal.

19

- 20 15. A solid state image sensor as claimed in any one
- of Claims 8 to 13, further including means for
- 22 selectively switching outputs from adjacent columns
- 23 between adjacent column output channels prior to said
- 24 means for selectively inverting said signals input to
- 25 said column circuits.

26

- 27 16. An imaging system incorporating a solid state
- image sensor as claimed in any one of Claims 8 to 15.

29

- 30 17. A camera incorporating a solid state image sensor
- as claimed in any one of Claims 8 to 15.




FIG. 1 (PRIOR ART)







FIG. 2 (PRIOR ART)



F14. 3




FIG. 4






Fig. 5



F19. 6



FT4.7

